A POWER7 processor has L1, L2 and L3 caches. Which of the three caches uses embedded DRAM (eDRAM) technology?()
相似题目
-
A POWER6 595 LPAR has two dedicated processors. The LPAR is active and running AIX 6.1. What must be done to donate any unusedprocessing capacity to the shared processor pool?()
-
Company.com has a 2 processor license for SLES 9 and a 2 processor license for AIX V5.3. Which of the following LPAR configurations is valid on a 4-way p5-550?()
-
How can dedicated processors be differentiated from virtual processors from a physical processor viewpoint?()
-
A POWER7 processor has L1, L2 and L3 caches. Which of the three caches uses embedded DRAM (eDRAM) technology?()
-
A customer is consolidating seven IBM i partitions onto a POWER7 system, using VIO Server to virtualize resources.Which of the following PowerVM editions is appropriate for this customer?()
-
How many AMD processors can be installed inside a x3755? ()
-
A customer has an LPAR with 4 dedicated cores on a POWER7 server with SMT4 enabled. How many logical processors are presented to an application running on this LPAR?()
-
An administrator is interested in implementing multiple shared processor pools on a new Power 595. How many user-customizable multiple shared processor pools are available?()
-
A customer requires two 12X loops on their new POWER7 system. What is the smallest system that will support two loops?()
-
A customer has raised a question about a recently installed LPAR. What command would the administrator run to obtain information about the processor entitlement?()
-
A customer would like to create a shared processor partition with 16 virtual processors. What is the minimum number of processing units required in the partition profile?()
-
An administrator is creating a new LPAR with 6 virtual processors and 4 processing units. This LPAR must have the highest priority in the shared processor pool. Which weight should be assigned to this LPAR?()
-
Companycom is trying to communicate with the service processor of the a new p5 590. However, the customer can not access the service processor. What needs to be done to fix this problem?()
-
The route processor is critical to the operation of a network, and any service disruption to the route processor can result in network outages. Which QoS tool canprotectroute processor traffic?()
-
An administrator is interested in implementing multiple shared processor pools on a new Power 595. How many user-customizable multiple shared processor pools are available?()
-
A retail customer has a database server that requires more than 64Gb memory and four or more processors sockets. Which of the following system x servers meets this requirements?()
-
A customer is unsure how POWER7 processors can outperform POWER6 processors when the clock speeds are slower. What contributes to the improved performance?()
-
A microcontroller is a single IC chip that contains the processor, memory, a clock and an ID control unit.
-
In the sentence "A health - care claims processor in Indianapolis, Ind. , hopes smart cards will streamline medical - bill payments" (paragraph 4 ), the word" streamline" has the meaning of ______.
-
A.A couple of weeks with the computer first, and a few months with the word-processor later.
-
The traditional distinction between products that satisfy needs and those that satisfy wants is no longer adequate to describe classes of products. In today's prosperous societies the distinction has become blurred because so many wants have been turned into needs. A writer, for instance, can work with paper and pencils. These are legitimate needs for the task. But the work can be done more quickly and efficiently with a word processor. Thus a computer is soon viewed as a need rather than a want.
-
听力原文:W: My computer has a problem. It doesn't scroll down any faster whenever I am using a word processor.
-
Assume the miss rate of an instruction cache is 2% and the miss rate of the data cache is 5%. If a processor has a CPI of 1.5 without any memory stalls and the miss penalty is 50 cycles for all misses, determine how much faster a processor would run with a perfect cache that never missed. Assume the frequency of all loads and stores is 36%. the speed with a perfect cache that never missed / the speed with a cache that will miss=______(number only, keeping 4 significant digits)
-
Which is NOT a characteristic of an RISC processor?